Invention Grant
- Patent Title: Integrated circuit packaging system with posts and method of manufacture thereof
- Patent Title (中): 集成电路封装系统及其制造方法
-
Application No.: US13966259Application Date: 2013-08-13
-
Publication No.: US09082887B1Publication Date: 2015-07-14
- Inventor: DaeSik Choi , Taewoo Lee , KyuWon Lee , SungWon Cho
- Applicant: DaeSik Choi , Taewoo Lee , KyuWon Lee , SungWon Cho
- Applicant Address: SG Singapore
- Assignee: STATS ChipPAC Ltd.
- Current Assignee: STATS ChipPAC Ltd.
- Current Assignee Address: SG Singapore
- Main IPC: H01L23/50
- IPC: H01L23/50 ; H01L21/56 ; H01L23/00

Abstract:
A method of manufacture of an integrated circuit packaging system includes: providing a semiconductor wafer having a chip pad; attaching a wafer frame to the semiconductor wafer, the wafer frame having a horizontal cover integral to a protruding connector with the protruding connector on the chip pad; forming an underfill around the protruding connector and between the horizontal cover and the semiconductor wafer; removing the horizontal cover exposing the underfill and the protruding connector; and singulating an integrated circuit package from the semiconductor wafer.
Information query
IPC分类: