Invention Grant
US09087595B2 Shielding 2-cycle half-page read and program schemes for advanced NAND flash design 有权
屏蔽用于高级NAND闪存设计的2周期半页读取和编程方案

Shielding 2-cycle half-page read and program schemes for advanced NAND flash design
Abstract:
The present invention provides a two-cycle half-page read scheme by dividing whole NAND array bit lines (BLs) into an odd-BL group and an even-BL group. During the half-plane reading of NAND cells in the odd(even)-BL group, the half-plane even(odd)-BL group acts as the shielding BLs to protect over the odd(even)-BL string reading so that each half-page read operation is substantially reliable and free from BL coupling noise effect. Additionally, each half-page read operation is preferably divided into 3 periods: the first being a bias-condition setup period of the selected WL and remaining control signals; the second being a pre-charge period for all BLs; and the third being a half-page flash data sensing period.
Information query
Patent Agency Ranking
0/0