Invention Grant
US09088284B2 RAM based implementation for scalable, reliable high speed event counters
有权
基于RAM的实现可扩展,可靠的高速事件计数器
- Patent Title: RAM based implementation for scalable, reliable high speed event counters
- Patent Title (中): 基于RAM的实现可扩展,可靠的高速事件计数器
-
Application No.: US13776687Application Date: 2013-02-25
-
Publication No.: US09088284B2Publication Date: 2015-07-21
- Inventor: Carl Alfred Bender , Peter Heiner Hochschild , Ashutosh Misra , Richard Swetz
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agent Roy W. Truelson
- Main IPC: H03K21/00
- IPC: H03K21/00 ; G06F11/34 ; H03K23/42

Abstract:
There is broadly contemplated herein an arrangement whereby each event source feeds a small dedicated “pre-counter” while an actual count is kept in a 64-bit wide RAM. Such an implementation preferably may involve a state machine that simply sweeps through the pre-counters, in a predetermined fixed order. Preferably, the state machine will access each pre-counter, add the value from the pre-counter to a corresponding RAM location, and then clear the pre-counter. Accordingly, the pre-counters merely have to be wide enough such that even at a maximal event rate, the pre-counter will not be able to wrap (i.e., reach capacity or overflow) before the “sweeper” state machine accesses the pre-counter.
Public/Granted literature
- US20130170605A1 RAM Based Implementation for Scalable, Reliable High Speed Event Counters Public/Granted day:2013-07-04
Information query