Invention Grant
- Patent Title: Skip macroblock coding
-
Application No.: US14292540Application Date: 2014-05-30
-
Publication No.: US09088785B2Publication Date: 2015-07-21
- Inventor: Sridhar Srinivasan , Pohsiang Hsu
- Applicant: Microsoft Technology Licensing, LLC
- Applicant Address: US WA Redmond
- Assignee: Microsoft Technology Licensing, LLC
- Current Assignee: Microsoft Technology Licensing, LLC
- Current Assignee Address: US WA Redmond
- Agent Miia Sula; Judy Yee; Micky Minhas
- Main IPC: H04N19/583
- IPC: H04N19/583 ; H04N19/51 ; H04N19/105 ; H04N19/52 ; H04N19/50 ; H04N19/176 ; H04N19/70 ; H04N19/147 ; H04N19/172 ; H04N19/46 ; H04N19/196 ; H04N19/129 ; H04N19/61 ; H04N19/132 ; H04N19/146 ; H04N19/82 ; H04N19/527 ; H04N19/523 ; H04N19/587 ; H04N19/86 ; H04N19/507

Abstract:
Various techniques and tools for encoding and decoding (e.g., in a video encoder/decoder) binary information (e.g., skipped macroblock information) are described. In some embodiments, the binary information is arranged in a bit plane, and the bit plane is coded at the picture/frame layer. The encoder and decoder process the binary information and, in some embodiments, switch coding modes. For example, the encoder and decoder use normal, row-skip, column-skip, or differential modes, or other and/or additional modes. In some embodiments, the encoder and decoder define a skipped macroblock as a predicted macroblock whose motion is equal to its causally predicted motion and which has zero residual error. In some embodiments, the encoder and decoder use a raw coding mode to allow for low-latency applications.
Public/Granted literature
- US20140286420A1 SKIP MACROBLOCK CODING Public/Granted day:2014-09-25
Information query