Invention Grant
US09099530B2 Methods of patterning small via pitch dimensions 有权
通过间距尺寸图案化的方法

Methods of patterning small via pitch dimensions
Abstract:
Integrated circuit methods are described. The methods include providing a photomask that includes two main features for two via openings and further includes an optical proximity correction (OPC) feature linking the two main features; forming a hard mask layer on a substrate, the hard mask layer including two trench openings; forming a patterned resist layer over the hard mask layer using the photomask, wherein the patterned resist layer includes a peanut-shaped opening with two end portion aligned with the two trench openings of the hard mask layer, respectively; and performing a first etch process to the substrate using the hard mask layer and the patterned resist layer as a combined etch mask.
Public/Granted literature
Information query
Patent Agency Ranking
0/0