Invention Grant
US09099565B2 Method of making a semiconductor device using trench isolation regions to maintain channel stress 有权
使用沟槽隔离区域制造半导体器件以维持沟道应力的方法

Method of making a semiconductor device using trench isolation regions to maintain channel stress
Abstract:
A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device includes forming laterally adjacent first and second active regions in a semiconductor layer of a silicon-on-insulator (SOI) wafer. A stress inducing layer is formed above the first active region to impart stress thereto. Trench isolation regions are formed bounding the first active region and adjacent portions of the stress inducing layer. The stress inducing layer is removed leaving the trench isolation regions to maintain stress imparted to the first active region.
Information query
Patent Agency Ranking
0/0