Invention Grant
US09100013B2 Nonvolatile resistor network assembly and nonvolatile logic gate with increased fault tolerance using the same
有权
非易失电阻网络组件和非易失性逻辑门,具有增加的容错能力
- Patent Title: Nonvolatile resistor network assembly and nonvolatile logic gate with increased fault tolerance using the same
- Patent Title (中): 非易失电阻网络组件和非易失性逻辑门,具有增加的容错能力
-
Application No.: US14344446Application Date: 2012-09-06
-
Publication No.: US09100013B2Publication Date: 2015-08-04
- Inventor: Ryusuke Nebashi , Noboru Sakimura , Yukihide Tsuji , Tadahiko Sugibayashi
- Applicant: Ryusuke Nebashi , Noboru Sakimura , Yukihide Tsuji , Tadahiko Sugibayashi
- Applicant Address: JP Tokyo
- Assignee: NEC CORPORATION
- Current Assignee: NEC CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Sughrue Mion, PLLC
- Priority: JP2011-210552 20110927
- International Application: PCT/JP2012/073389 WO 20120906
- International Announcement: WO2013/047213 WO 20130404
- Main IPC: H03K19/00
- IPC: H03K19/00 ; H03K19/173 ; H03K19/177 ; H03K19/18 ; G11C11/16 ; G11C19/08

Abstract:
Provided is a nonvolatile resistor network assembly characterized by that: it comprises a first and a second resistor network which are each composed of a plurality of nonvolatile resistive elements connected together; it also comprises a write means for writing into the first and second resistor networks; and writing into the first and second resistor networks is performed by the use of the write means in a manner to make total resistances of respectively the first and second resistor networks different from each other. Further provided is a nonvolatile logic gate which performs logical operation using stored data determined by the total resistances of the respective nonvolatile resistor networks.
Public/Granted literature
Information query