Invention Grant
- Patent Title: Methods and systems for improving iterative signal processing
- Patent Title (中): 改进迭代信号处理的方法和系统
-
Application No.: US13150971Application Date: 2011-06-01
-
Publication No.: US09100153B2Publication Date: 2015-08-04
- Inventor: Warren J. Gross , Shie Mannor , Saeed Sharifi Tehrani
- Applicant: Warren J. Gross , Shie Mannor , Saeed Sharifi Tehrani
- Applicant Address: CA Montreal, Quebec
- Assignee: THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING/MCGILL UNIVERSITY
- Current Assignee: THE ROYAL INSTITUTION FOR THE ADVANCEMENT OF LEARNING/MCGILL UNIVERSITY
- Current Assignee Address: CA Montreal, Quebec
- Agency: Morris & Kamlay LLP
- Main IPC: H04L1/00
- IPC: H04L1/00

Abstract:
A method for iteratively decoding a set of encoded samples received from a transmission channel is provided. A data signal indicative of a noise level of the transmission channel is received. A scaling factor is then determined in dependence upon the data signal and the encoded samples are scaled using the scaling factor. The scaled encoded samples are then iteratively decoded. Furthermore, a method for initializing edge memories is provided. During an initialization phase initialization symbols are received from a node of a logic circuitry and stored in a respective edge memory. The initialization phase is terminated when the received symbols occupy a predetermined portion of the edge memory. An iterative process is executed using the logic circuitry storing output symbols received from the node in the edge memory and a symbol is retrieved from the edge memory and provided as output symbol of the node. Yet further an architecture for a high degree variable node is provided. A plurality of sub nodes forms a variable node for performing an equality function in an iterative decoding process. Internal memory is interposed between the sub nodes such that the internal memory is connected to an output port of a respective sub node and to an input port of a following sub node, the internal memory for providing a chosen symbol if a respective sub node is in a hold state, and wherein at least two sub nodes share a same internal memory.
Public/Granted literature
- US20110293045A1 METHODS AND SYSTEMS FOR IMPROVING ITERATIVE SIGNAL PROCESSING Public/Granted day:2011-12-01
Information query