Invention Grant
- Patent Title: Likelihood weighting circuit
- Patent Title (中): 似然加权电路
-
Application No.: US14532027Application Date: 2014-11-04
-
Publication No.: US09100157B2Publication Date: 2015-08-04
- Inventor: Masataka Umeda
- Applicant: FUJITSU LIMITED
- Applicant Address: JP Kawasaki
- Assignee: FUJITSU LIMITED
- Current Assignee: FUJITSU LIMITED
- Current Assignee Address: JP Kawasaki
- Agency: Fujitsu Patent Center
- Priority: JP2013-248328 20131129
- Main IPC: H04L27/06
- IPC: H04L27/06 ; H04L1/00 ; H04L27/26

Abstract:
A likelihood weighting circuit includes a weighting part assigning a weight to a first soft-decision likelihood for a subcarrier in a received signal based on a power value of the received signal or a modulation error ratio of the subcarrier, a first variance calculator calculating a variance of the power value, a second variance calculator calculating a variance of the modulation error ratio, a likelihood measurement part measuring a distribution of a second soft-decision likelihood obtained by assigning the weight to the first soft-decision likelihood, a controller computing a first relaxing level of the power value and a second relaxing level of the modulation error ratio based on the respective variances, and a value of the second soft-decision likelihood, a first normalization processor normalizing the power value based on the first relaxing level, and a second normalization processor normalizing the modulation error ratio based on the second relaxing level.
Public/Granted literature
- US20150155972A1 LIKELIHOOD WEIGHTING CIRCUIT Public/Granted day:2015-06-04
Information query