Invention Grant
- Patent Title: Package-on-package assembly with wire bond vias
- Patent Title (中): 带导线通孔的封装封装组件
-
Application No.: US13404408Application Date: 2012-02-24
-
Publication No.: US09105483B2Publication Date: 2015-08-11
- Inventor: Ellis Chau , Reynaldo Co , Roseann Alatorre , Philip Damberg , Wei-Shun Wang , Se Young Yang
- Applicant: Ellis Chau , Reynaldo Co , Roseann Alatorre , Philip Damberg , Wei-Shun Wang , Se Young Yang
- Applicant Address: US CA San Jose
- Assignee: Invensas Corporation
- Current Assignee: Invensas Corporation
- Current Assignee Address: US CA San Jose
- Agency: Lerner, David, Littenberg, Krumholz & Mentlik, LLP
- Main IPC: H01L23/00
- IPC: H01L23/00 ; H01L23/31 ; H01L23/498 ; H01L25/10 ; H01L25/00 ; H01L23/495 ; H01L21/48 ; H01L23/367 ; H01L23/433 ; H01L21/56 ; H01L25/065 ; H05K3/34

Abstract:
A microelectronic package can include wire bonds having bases bonded to respective ones of conductive elements exposed at a surface of a substrate. The wire bonds may have exterior edge surfaces disposed at an angle between 25° and 90° relative to the bases, and ends remote, e.g., opposite, from the bases, and remote from the ends which are connected to the bases. A dielectric encapsulation layer extends from the substrate and covers portions of the wire bonds such that covered portions of the wire bonds are separated from one another by the encapsulation layer, wherein unencapsulated portions of the wire bonds are defined by portions of the wire bonds that are uncovered by the encapsulation layer, the unencapsulated portions including the ends of the wire bonds.
Public/Granted literature
- US20130093087A1 PACKAGE-ON-PACKAGE ASSEMBLY WITH WIRE BOND VIAS Public/Granted day:2013-04-18
Information query
IPC分类: