Invention Grant
US09110885B2 Techniques for cache injection in a processor system 有权
在处理器系统中缓存注入的技术

Techniques for cache injection in a processor system
Abstract:
A technique for performing cache injection includes monitoring addresses on a bus. Ownership of input/output data on the bus is acquired by a cache when an address on the bus (that is associated with the input/output data) corresponds to an address of a data block stored in the cache.
Public/Granted literature
Information query
Patent Agency Ranking
0/0