Invention Grant
US09116875B2 Test circuit and method for processing a test routine 有权
用于处理测试程序的测试电路和方法

Test circuit and method for processing a test routine
Abstract:
According to one embodiment, a test circuit is provided comprising a tester configured to perform a test routine comprising a plurality of test commands for testing an electronic circuit, wherein the tester comprises a checker configured to, if a test command of the plurality of test commands is to be performed, check, whether there is currently a state in which performing the test command could lead to a damage of the electronic circuit and configured to, in case it determines that there is currently a state in which performing the test routine could lead to a damage of the electronic circuit, output a signal indicating that performing the test routine could lead to a damage of the electronic circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0