Invention Grant
US09117738B2 Interconnection of semiconductor device with graphene wire 有权
半导体器件与石墨烯线的互连

Interconnection of semiconductor device with graphene wire
Abstract:
According to one embodiment, a semiconductor device using multi-layered graphene wires includes a substrate having semiconductor elements formed therein, a first graphene wire formed above the substrate and including a multi-layered graphene layer having a preset impurity doped therein, a second graphene wire formed on the same layer as the first multi-layered graphene wire above the substrate and including a multi-layered graphene layer into which the preset impurity is not doped, a lower-layer contact connected to the undersurface side of the first multi-layered graphene wire, and an upper-layer contact connected to the upper surface side of the second multi-layered graphene wire.
Public/Granted literature
Information query
Patent Agency Ranking
0/0