Invention Grant
US09123544B2 Semiconductor device and method 有权
半导体器件及方法

Semiconductor device and method
Abstract:
An electrical device includes a semiconductor chip. The semiconductor chip includes a routing line. An insulating layer is arranged over the semiconductor chip. A solder deposit is arranged over the insulating layer. A via extends through an opening of the insulating layer to electrically connect the routing line to the solder deposit. A front edge line portion of the via facing the routing line is substantially straight, has a concave curvature or has a convex curvature of a diameter greater than a maximum lateral dimension of the via.
Public/Granted literature
Information query
Patent Agency Ranking
0/0