Invention Grant
US09123610B2 Arrangement of circuits in pixels, each circuit shared by a plurality of pixels, in image sensing apparatus
有权
在图像感测装置中，以像素为单位的电路的布置，每个电路由多个像素共享
- Patent Title: Arrangement of circuits in pixels, each circuit shared by a plurality of pixels, in image sensing apparatus
- Patent Title (中): 在图像感测装置中，以像素为单位的电路的布置，每个电路由多个像素共享
-
Application No.: US14444965Application Date: 2014-07-28
-
Publication No.: US09123610B2Publication Date: 2015-09-01
- Inventor: Seiji Hashimoto , Junichi Hoshi
- Applicant: CANON KABUSHIKI KAISHA
- Applicant Address: JP Tokyo
- Assignee: CANON KABUSHIKI KAISHA
- Current Assignee: CANON KABUSHIKI KAISHA
- Current Assignee Address: JP Tokyo
- Agency: Fitzpatrick, Cella, Harper & Scinto
- Priority: JP10-121390 19980430; JP10-138253 19980520; JP11-058437 19990305
- Main IPC: H01L27/146
- IPC: H01L27/146 ; H04N5/3745 ; H04N9/04 ; H04N3/14 ; H04N5/355 ; H04N5/378
Abstract:
In an image sensing apparatus having a plurality of unit cells, each including a plurality of photoelectric conversion elements and a common circuit shared by the plurality of photoelectric conversion elements, arranged in either one or two dimensions, the plurality of photoelectric conversion elements are arranged at a predetermined interval.
Public/Granted literature
Information query
IPC分类:
