Invention Grant
US09123804B2 LDMOS minority carrier shunting 有权
LDMOS少数载体分流

LDMOS minority carrier shunting
Abstract:
A device includes a semiconductor substrate, source and drain regions in the semiconductor substrate and having a first conductivity type, a gate structure supported by the semiconductor substrate between the source and drain regions, a first well region in the semiconductor substrate, having a second conductivity type, and in which a channel region is formed under the gate structure during operation, and a second well region adjacent the first well region, having the second conductivity type, and having a higher dopant concentration than the first well region, to establish a path to carry charge carriers of the second conductivity type away from a parasitic bipolar transistor involving a junction between the channel region and the source region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0