Invention Grant
- Patent Title: Digital-to-analog converter with correction for parasitic routing resistance
- Patent Title (中): 具有校正寄生布线电阻的数模转换器
-
Application No.: US14202906Application Date: 2014-03-10
-
Publication No.: US09124282B1Publication Date: 2015-09-01
- Inventor: Avinash Gutta , Sharad Vijaykumar
- Applicant: Avinash Gutta , Sharad Vijaykumar
- Applicant Address: BM Hamilton
- Assignee: ANALOG DEVICES GLOBAL
- Current Assignee: ANALOG DEVICES GLOBAL
- Current Assignee Address: BM Hamilton
- Agency: Kenyon & Kenyon LLP
- Main IPC: H03M1/66
- IPC: H03M1/66 ; H03M1/06

Abstract:
An embodiment of a digital-to-analog converter circuit includes a resistor network connected to an output node, a switch network having a first plurality of switches connecting the resistor network to a first circuit node and a second plurality of switches connecting the resistor network to a second circuit node, a voltage reference to supply a reference voltage to the first circuit node, and a current generator connected to the first circuit node and the second circuit node, to generate a compensation current, draw the compensation current from the first circuit node, and supply the compensation current to the second circuit node. The current generator can generate the compensation current as a function of a current or a voltage of a component of the voltage reference or as a function of an analog output voltage produced at the output node.
Public/Granted literature
- US20150256192A1 DIGITAL-TO-ANALOG CONVERTER WITH CORRECTION FOR PARASITIC ROUTING RESISTANCE Public/Granted day:2015-09-10
Information query