Invention Grant
- Patent Title: Systems and methods to avoid false verify and false read
- Patent Title (中): 避免错误验证和错误读取的系统和方法
-
Application No.: US13801655Application Date: 2013-03-13
-
Publication No.: US09183945B2Publication Date: 2015-11-10
- Inventor: Chris Nga Yee Avila , Yingda Dong , Man Lung Mui
- Applicant: SanDisk Technologies Inc.
- Applicant Address: US TX Plano
- Assignee: SanDisk Technologies Inc.
- Current Assignee: SanDisk Technologies Inc.
- Current Assignee Address: US TX Plano
- Agency: Davis Wright Tremaine LLP
- Main IPC: G11C11/34
- IPC: G11C11/34 ; G11C16/04 ; G11C16/34

Abstract:
In a nonvolatile NAND memory array, a NAND block may be falsely determined to be in an erased condition because of the effect of unwritten cells prior to the erase operation. Such cells may be programmed with dummy data prior to erase, or parameters used for a verify operation may be modified to compensate for such cells. Read operations may be similarly modified to compensate for unwritten cells.
Public/Granted literature
- US20140153333A1 Systems and Methods to Avoid False Verify and False Read Public/Granted day:2014-06-05
Information query