Invention Grant
US09190418B2 Junction butting in SOI transistor with embedded source/drain 有权
具有嵌入式源极/漏极的SOI晶体管中的结对接

Junction butting in SOI transistor with embedded source/drain
Abstract:
After forming source/drain trenches within a top semiconductor layer of a semiconductor-on-insulator (SOI) substrate, portions of the trenches adjacent channel regions of a semiconductor structure are covered either by sacrificial spacers formed on sidewalls of the trenches or by photoresist layer portions. The sacrificial spacers or photoresist layer portions shield portions of the top semiconductor layer underneath the trenches from subsequent ion implantation for forming junction butting. The ion implantation regions thus are confined only in un-shielded, sublayered portions of the top semiconductor layer that are away from the channel regions of the semiconductor structure. The width of the ion implantation regions are controlled such that the implanted dopants do not diffuse into the channel regions during subsequent thermal cycles so as to suppress the short channel effects.
Public/Granted literature
Information query
Patent Agency Ranking
0/0