Invention Grant
US09196577B2 Semiconductor packaging arrangement 有权
半导体封装布置

Semiconductor packaging arrangement
Abstract:
A semiconductor packaging arrangement includes a transistor device including a first side including a source electrode and a gate electrode, a die pad having a first surface, and a lead having a first surface. A first conductive member is arranged between the source electrode and the first surface of the die pad and spaces the source electrode from the first surface of the die pad by a distance that is greater than a distance between the gate electrode and the first surface of the lead.
Public/Granted literature
Information query
Patent Agency Ranking
0/0