Invention Grant
US09230828B2 Source and drain dislocation fabrication in FinFETs 有权
FinFET中的源极和漏极位错制造

Source and drain dislocation fabrication in FinFETs
Abstract:
A device includes a semiconductor fin over a substrate, a gate dielectric on sidewalls of the semiconductor fin, and a gate electrode over the gate dielectric. A source/drain region is on a side of the gate electrode. A dislocation plane is in the source/drain region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0