Invention Grant
US09231025B2 CMOS-based thermoelectric device with reduced electrical resistance
有权
具有降低电阻的CMOS基热电器件
- Patent Title: CMOS-based thermoelectric device with reduced electrical resistance
- Patent Title (中): 具有降低电阻的CMOS基热电器件
-
Application No.: US14292119Application Date: 2014-05-30
-
Publication No.: US09231025B2Publication Date: 2016-01-05
- Inventor: Henry Litzmann Edwards , Kenneth James Maggio , Toan Tran , Jihong Chen , Jeffrey R. Debord
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee Address: US TX Dallas
- Agent Michael A. Davis, Jr.; Frank D. Cimino
- Main IPC: H01L27/00
- IPC: H01L27/00 ; H01L27/16 ; H01L35/04 ; H01L27/092 ; H01L21/8238 ; H01L21/265 ; H01L37/00

Abstract:
An integrated circuit containing CMOS transistors and an embedded thermoelectric device may be formed by forming field oxide in isolation trenches to isolate the CMOS transistors and thermoelectric elements of the embedded thermoelectric device. N-type dopants are implanted into the substrate to provide at least 1×1018 cm−3 n-type dopants in n-type thermoelectric elements and the substrate under the field oxide between the n-type thermoelectric elements. P-type dopants are implanted into the substrate to provide at least 1×1018 cm−3 p-type dopants in p-type thermoelectric elements and the substrate under the field oxide between the p-type thermoelectric elements. The n-type dopants and p-type dopants may be implanted before the field oxide are formed, after the isolation trenches for the field oxide are formed and before dielectric material is formed in the isolation trenches, and/or after the field oxide is formed.
Public/Granted literature
- US20150349021A1 CMOS-BASED THERMOELECTRIC DEVICE WITH REDUCED ELECTRICAL RESISTANCE Public/Granted day:2015-12-03
Information query
IPC分类: