Invention Grant
US09245081B2 Semiconductor chip including digital logic circuit including at least nine linear-shaped conductive structures collectively forming gate electrodes of at least six transistors with some transistors forming cross-coupled transistor configuration and associated methods
有权
包括数字逻辑电路的半导体芯片包括至少九个线性导电结构,其共同形成至少六个晶体管的栅电极,其中一些晶体管形成交叉耦合晶体管配置和相关方法
- Patent Title: Semiconductor chip including digital logic circuit including at least nine linear-shaped conductive structures collectively forming gate electrodes of at least six transistors with some transistors forming cross-coupled transistor configuration and associated methods
- Patent Title (中): 包括数字逻辑电路的半导体芯片包括至少九个线性导电结构,其共同形成至少六个晶体管的栅电极,其中一些晶体管形成交叉耦合晶体管配置和相关方法
-
Application No.: US14476511Application Date: 2014-09-03
-
Publication No.: US09245081B2Publication Date: 2016-01-26
- Inventor: Scott T. Becker , Jim Mali , Carole Lambert
- Applicant: Tela Innovations, Inc.
- Applicant Address: US CA Los Gatos
- Assignee: Tela Innovations, Inc.
- Current Assignee: Tela Innovations, Inc.
- Current Assignee Address: US CA Los Gatos
- Agency: Martine Penilla Group, LLP
- Main IPC: H01L27/11
- IPC: H01L27/11 ; H01L27/092 ; G06F17/50 ; H01L27/02 ; H01L27/088 ; H01L23/538 ; H01L27/118 ; H01L23/498

Abstract:
At least nine linear-shaped conductive structures (LCS's) are positioned in accordance with a first pitch. Five of the at least nine LCS's collectively form three transistors of a first transistor type and three transistors of a second transistor type. Transistors of the first transistor type are collectively separated from transistors of the second transistor type by an inner region. Two transistors of the first transistor type and two transistors of the second transistor type are cross-coupled transistors. Each of four LCS's corresponding to the cross-coupled transistors has a respective electrical connection area located within the inner region. The two LCS's corresponding to the two transistors of the first transistor type of the cross-coupled transistors have electrical connections areas that are not aligned with each other. The four LCS's corresponding to the cross-coupled transistors include at least two different inner extension distances beyond their respective electrical connection areas.
Public/Granted literature
Information query
IPC分类: