Invention Grant
- Patent Title: Memory kink checking
-
Application No.: US14227295Application Date: 2014-03-27
-
Publication No.: US09251908B2Publication Date: 2016-02-02
- Inventor: Uday Chandrasekhar , Mark A. Helm
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Brooks, Cameron & Huebsch, PLLC
- Main IPC: G11C16/10
- IPC: G11C16/10 ; G11C16/34 ; G11C16/04

Abstract:
This disclosure concerns memory kink checking. One embodiment includes selectively applying one of a plurality of voltages to a first data line according to a programming status of a first memory cell, wherein the first memory cell is coupled to the first data line and to a selected access line. An effect on a second data line is determined, due at least in part to the voltage applied to the first data line and a capacitive coupling between at least the first data line and the second data line, wherein the second data line is coupled to a second memory cell, the second memory cell is adjacent to the first memory cell, and the second memory cell is coupled to the selected access line. A kink correction is applied to the second data line, responsive to the determined effect, during a subsequent programming pulse applied to the second memory cell.
Public/Granted literature
- US20140286092A1 MEMORY KINK CHECKING Public/Granted day:2014-09-25
Information query