Invention Grant
- Patent Title: Reduction of OCD measurement noise by way of metal via slots
- Patent Title (中): 通过插槽通过金属通道减少OCD测量噪声
-
Application No.: US13436952Application Date: 2012-04-01
-
Publication No.: US09252060B2Publication Date: 2016-02-02
- Inventor: Chi-Ming Tsai , Liang-Guang Chen , Han-Hsin Kuo , Fu-Ming Huang , Hao-Jen Liao , Ming-Chung Liang
- Applicant: Chi-Ming Tsai , Liang-Guang Chen , Han-Hsin Kuo , Fu-Ming Huang , Hao-Jen Liao , Ming-Chung Liang
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Haynes and Boone, LLP
- Main IPC: H01L23/58
- IPC: H01L23/58 ; H01L21/66 ; H01L23/522 ; H01L21/768

Abstract:
The present disclosure provides a semiconductor device. The semiconductor device includes a substrate and an interconnect structure disposed over the substrate. The interconnect structure includes a plurality of interconnect layers. One of the interconnect layers contains: a plurality of metal via slots and a bulk metal component disposed over the plurality of metal via slots. The present disclosure also provides a method. The method includes providing a wafer, and forming a first layer over the wafer. The method includes forming an interconnect structure over the first layer. The forming the interconnect structure includes forming a second interconnect layer over the first layer, and forming a third interconnect layer over the second interconnect layer. The second interconnect layer is formed to contain a plurality of metal via slots and a bulk metal component formed over the plurality of metal via slots. The third interconnect layer contains one or more metal trenches.
Public/Granted literature
- US20130256659A1 REDUCTION OF OCD MEASUREMENT NOISE BY WAY OF METAL VIA SLOTS Public/Granted day:2013-10-03
Information query
IPC分类: