Invention Grant
- Patent Title: Air-gap offset spacer in FinFET structure
- Patent Title (中): FinFET结构中的气隙偏移间隔物
-
Application No.: US14205971Application Date: 2014-03-12
-
Publication No.: US09252233B2Publication Date: 2016-02-02
- Inventor: Ru-Shang Hsiao , Rou-Han Kuo , Ting-Fu Lin , Sheng-Fu Yu , Tzung-Da Liu , Li-Yi Chen
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Eschweiler & Associates, LLC
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L29/51 ; H01L29/66 ; H01L21/311 ; H01L21/8234 ; H01L29/49

Abstract:
The present disclosure relates to a method of forming a FinFET device having sidewalls spacers comprising an air gap that provides for a low dielectric constant, and an associated apparatus. In some embodiments, the method is performed by forming a fin of semiconductor material on a semiconductor substrate. A gate structure, having a gate dielectric layer and an overlying gate material layer, is formed at a position overlying the fin of semiconductor material. Sidewall spacers are formed at positions abutting opposing sides of the gate structure. Respective sidewall spacers have a first layer of insulating material abutting the gate structure and a second layer of insulating material separated from the first layer of insulating material by an air gap. By forming the FinFET device to have sidewall spacers with air gaps, the parasitic capacitance of the FinFET device and a corresponding RC time delay are decreased.
Public/Granted literature
- US20150263122A1 AIR-GAP OFFSET SPACER IN FINFET STRUCTURE Public/Granted day:2015-09-17
Information query
IPC分类: