Invention Grant
US09268744B2 Parallel bit reversal devices and methods 有权
并行位反转器件及方法

Parallel bit reversal devices and methods
Abstract:
A parallel bit reversal device and method. The device includes a parallel bit reversal unit, a butterfly computation and control unit, and a memory. The butterfly computation and control unit is coupled to the memory via a data bus. The parallel bit reversal unit is configured to bit-reverse butterfly group data used by the butterfly computation and control unit. The parallel bit reversal unit includes an address reversing logic coupled to the butterfly computation and control unit, and configured to perform mirror reversal and right-shift operations on a read address from the butterfly computation and control unit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0