Invention Grant
US09269418B2 Apparatus and method for controlling refreshing of data in a DRAM 有权
用于控制DRAM中数据刷新的装置和方法

Apparatus and method for controlling refreshing of data in a DRAM
Abstract:
An apparatus comprises a dynamic random-access memory (DRAM) for storing data. Refresh control circuitry is provided to control the DRAM to periodically perform a refresh cycle for refreshing the data stored in each memory location of the DRAM. A refresh address sequence generator generates a refresh address sequence of addresses identifying the order in which memory locations of the DRAM are refreshed during the refresh cycle. To deter differential power analysis attacks on secure data stored in the DRAM, the refresh address sequence is generated with the addresses of at least a portion of the memory locations in a random order which varies from refresh cycle to refresh cycle.
Public/Granted literature
Information query
Patent Agency Ranking
0/0