Invention Grant
- Patent Title: Semiconductor integtrated circuit including test pads
- Patent Title (中): 半导体集成电路包括测试焊盘
-
Application No.: US14167700Application Date: 2014-01-29
-
Publication No.: US09279855B2Publication Date: 2016-03-08
- Inventor: Dong Uk Lee
- Applicant: SK hynix Inc.
- Applicant Address: KR Gyeonggi-do
- Assignee: SK Hynix Inc.
- Current Assignee: SK Hynix Inc.
- Current Assignee Address: KR Gyeonggi-do
- Agency: William Park & Associates Ltd.
- Priority: KR10-2013-0103841 20130830
- Main IPC: G01R31/317
- IPC: G01R31/317 ; G11C29/10 ; G11C29/12 ; G11C29/14

Abstract:
A semiconductor integrated circuit includes a test input/output port including test pads; an internal input interface configured to generate an internal clock, an internal address, an internal command, internal data and temporary storage data in response to external signals through the test input/output port; and an error detection block configured to determine whether the internal data and the temporary storage data are the same, and output a result through one test pad of the port. The internal input interface includes a data input/output block which generates the internal data and the data input/output block includes a temporary storage part which stores the internal data as the temporary storage data, a data output part which receives the temporary storage data, and a data input part which receives an output of the data output part and outputs it as the internal data.
Public/Granted literature
- US20150067430A1 SEMICONDUCTOR INTEGTRATED CIRCUIT INCLUDING TEST PADS Public/Granted day:2015-03-05
Information query