Invention Grant
- Patent Title: Patterning method for semiconductor device fabrication
- Patent Title (中): 半导体器件制造的图案化方法
-
Application No.: US14729262Application Date: 2015-06-03
-
Publication No.: US09281193B2Publication Date: 2016-03-08
- Inventor: Yen-Chun Huang , Chih-Ming Lai , Ken-Hsien Hsieh , Ming-Feng Shieh
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Haynes and Boone, LLP
- Main IPC: H01L21/308
- IPC: H01L21/308 ; H01L21/033 ; H01L21/311 ; H01L21/768 ; H01L21/32 ; H01L21/3213 ; H01L23/532

Abstract:
A method includes forming a first pattern having a first feature of a first material on a semiconductor substrate. A second pattern with a second feature and third feature of a second material, interposed by the first feature, is formed on the semiconductor substrate. Spacer elements then are formed on sidewalls of the first feature, the second feature, and the third feature. After forming the spacer elements, the second material comprising the second and third features is selectively removed to form a first opening and a second opening. The first feature, the first opening and the second opening are used as a masking element to etch the target layer.
Public/Granted literature
- US20150270129A1 PATTERNING METHOD FOR SEMICONDUCTOR DEVICE FABRICATION Public/Granted day:2015-09-24
Information query
IPC分类: