Invention Grant
- Patent Title: Nonvolatile semiconductor memory device
-
Application No.: US14589554Application Date: 2015-01-05
-
Publication No.: US09299426B2Publication Date: 2016-03-29
- Inventor: Hiroyuki Nagashima , Hirofumi Inoue
- Applicant: KABUSHIKI KAISHA TOSHIBA
- Applicant Address: JP Minato-ku
- Assignee: KABUSHIKI KAISHA TOSHIBA
- Current Assignee: KABUSHIKI KAISHA TOSHIBA
- Current Assignee Address: JP Minato-ku
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2008-208426 20080813
- Main IPC: G11C11/00
- IPC: G11C11/00 ; G11C13/00

Abstract:
A nonvolatile semiconductor memory device comprises a cell array including a plurality of first lines, a plurality of second lines intersecting the plurality of first lines, and a plurality of memory cells arranged in matrix and connected at intersections of the first and second lines between both lines, each memory cell containing a serial circuit of an electrically erasable programmable variable resistive element of which resistance is nonvolatilely stored as data and a non-ohmic element; and a plurality of access circuits operative to simultaneously access the memory cells physically separated from each other in the cell array.
Public/Granted literature
- US20150124518A1 NONVOLATILE SEMICONDUCTOR MEMORY DEVICE Public/Granted day:2015-05-07
Information query