Invention Grant
US09306601B2 LDPC design for high parallelism, low error floor, and simple encoding 有权
高度并行化的LDPC设计,低错误的底层和简单的编码

LDPC design for high parallelism, low error floor, and simple encoding
Abstract:
A method of data encoding is disclosed. An encoder receives a set of information bits and performs an LDPC encoding operation on the set of information bits to produce a codeword based on a matched lifted LDPC code. The matched lifted LDPC code is based on a commutative lifting group and includes a number of parity bits and a submatrix to determine values of the parity bits. An order of the lifting group (Z) corresponds with a size of the lifting. A determinant of the submatrix is a polynomial of the form: ga+(g0+gL)P, where g0 is the identity element of the group, g0=gL2k, and P is an arbitrary non-zero element of a binary group ring associated to the lifting group.
Information query
Patent Agency Ranking
0/0