Invention Grant
- Patent Title: Method of fabricating ultra-deep vias and three-dimensional integrated circuits using ultra-deep vias
- Patent Title (中): 使用超深通孔制造超深通孔和三维集成电路的方法
-
Application No.: US12540490Application Date: 2009-08-13
-
Publication No.: US09318375B2Publication Date: 2016-04-19
- Inventor: Douglas C. La Tulipe, Jr. , Mark Todhunter Robson
- Applicant: Douglas C. La Tulipe, Jr. , Mark Todhunter Robson
- Applicant Address: KY Grand Cayman
- Assignee: GLOBALFOUNDRIES INC.
- Current Assignee: GLOBALFOUNDRIES INC.
- Current Assignee Address: KY Grand Cayman
- Agency: Thompson Hine LLP
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L21/768 ; H01L27/06

Abstract:
A method of forming a high aspect ratio via opening through multiple dielectric layers, a high aspect ratio electrically conductive via, methods of forming three-dimension integrated circuits, and three-dimensional integrated circuits. The methods include forming a stack of at least four dielectric layers and etching the first and third dielectric layers with processes selective to the second and fourth dielectric layers, etching the second and third dielectric layers with processes selective to the first and second dielectric layers. Advantageously the process used to etch the third dielectric layer is not substantially selective to the first dielectric layer.
Public/Granted literature
- US20110147939A1 METHOD OF FABRICATING ULTRA-DEEP VIAS AND THREE-DIMENSIONAL INTEGRATED CIRCUITS USING ULTRA-DEEP VIAS Public/Granted day:2011-06-23
Information query
IPC分类: