Invention Grant
US09323702B2 Increasing coverage of delays through arbitration logic 有权
通过仲裁逻辑增加对延迟的覆盖

Increasing coverage of delays through arbitration logic
Abstract:
In the verification of an integrated circuit design having arbitration logic which controls access from a plurality of requesters to a shared resource, an arbitration stall simulation mechanism selects one or more of the requesters for an extended stall procedure, and when a global counter expires, applies stalls having controlled durations to the selected requesters. The controlled durations can be randomly generated time periods within a preset range. The number of requesters subjected to the extended stall procedure can be randomly selected based on a predetermined percentage of requesters to stall. Local (requester-specific) code can perform the stalls for respective requesters using a stall duration inputs. The requester-specific codes can carry out the stalls using application program interface calls to override respective arbiter inputs from the requesters.
Public/Granted literature
Information query
Patent Agency Ranking
0/0