Invention Grant
US09324399B2 System and method for a level shifting decoder 有权
电平转换解码器的系统和方法

System and method for a level shifting decoder
Abstract:
According to various embodiments described herein, a circuit includes a decode logic circuit, a buffer coupled to the decode logic, a positive level shifter with an input coupled to receive address signals and an output coupled to the buffer, and a negative level shifter with an input coupled to receive the address signals and an output coupled to the buffer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0