Invention Grant
- Patent Title: Semiconductor integrated circuit capable of performing self-test
- Patent Title (中): 能够进行自检的半导体集成电路
-
Application No.: US14481161Application Date: 2014-09-09
-
Publication No.: US09330788B2Publication Date: 2016-05-03
- Inventor: Kenichi Anzou
- Applicant: Kabushiki Kaisha Toshiba
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Knobbe, Martens, Olson & Bear, LLP
- Priority: JP2014-051714 20140314
- Main IPC: G11C29/44
- IPC: G11C29/44 ; G11C7/10 ; G11C29/04 ; G11C29/12

Abstract:
According to one embodiment, there is provided a semiconductor integrated circuit including a memory, a capture register, a writing unit, and a control unit. The memory includes a plurality of memory bit cells. The capture register stores data read out from a memory bit cell selected out of the plurality of memory bit cells. The writing unit writes relevant data according to the data stored in the capture register to the memory bit cell. The control unit reads the relevant data from the written memory bit cell, compares the relevant data according to the data stored in the capture register and the read-out relevant data, controls the capture register such that a comparison result is stored by overwriting a result as a self-test result about the written memory bit cell, and controls the writing unit such that the original data according to the read-out relevant data is rewritten to the selected memory bit cell.
Public/Granted literature
- US20150262709A1 SEMICONDUCTOR INTEGRATED CIRCUIT Public/Granted day:2015-09-17
Information query