Invention Grant
US09331153B2 Methods and structures for forming microstrip transmission lines on thin silicon on insulator (SOI) wafers 有权
在薄绝缘体(SOI)晶片上形成微带传输线的方法和结构

Methods and structures for forming microstrip transmission lines on thin silicon on insulator (SOI) wafers
Abstract:
A structure is provided having: (A) a first silicon layer and a first silicon dioxide layer over the first silicon layer; and (B) a second silicon layer and a second silicon dioxide layer over the second silicon layer; the first silicon dioxide layer bonded to the second silicon dioxide layer. An upper surface of the first silicon layer is polished to reduce its thickness. A III-V layer is grown on the upper surface of the thinned silicon layer. A III-V device is formed in the III-V layer together with a strip conductor connected to the formed. The second silicon layer, the second silicon dioxide layer and the first silicon dioxide layer are successively removed to expose a bottom surface of the first silicon layer. A ground plane conductor is formed on the exposed bottom surface, the strip conductor and the ground plane conductor providing a microstrip transmission line.
Information query
Patent Agency Ranking
0/0