Invention Grant
US09331711B2 Method for processing a measured-value signal determined in an analog manner, a resolver system for implementing the method and a method for determining an output current of a converter 有权
用于处理以模拟方式确定的测量值信号的方法,用于实现该方法的分解器系统和用于确定转换器的输出电流的方法

  • Patent Title: Method for processing a measured-value signal determined in an analog manner, a resolver system for implementing the method and a method for determining an output current of a converter
  • Patent Title (中): 用于处理以模拟方式确定的测量值信号的方法,用于实现该方法的分解器系统和用于确定转换器的输出电流的方法
  • Application No.: US13392422
    Application Date: 2010-08-12
  • Publication No.: US09331711B2
    Publication Date: 2016-05-03
  • Inventor: Wolfgang HammelUlrich Neumayer
  • Applicant: Wolfgang HammelUlrich Neumayer
  • Applicant Address: DE Bruchsal
  • Assignee: SEW-EURODRIVE GMBH & CO. KG
  • Current Assignee: SEW-EURODRIVE GMBH & CO. KG
  • Current Assignee Address: DE Bruchsal
  • Agency: Kenyon & Kenyon LLP
  • Priority: DE102009038594 20090826; DE102010027471 20100716
  • International Application: PCT/EP2010/004926 WO 20100812
  • International Announcement: WO2011/023299 WO 20110303
  • Main IPC: G01R19/00
  • IPC: G01R19/00 H03M3/00 H03M1/64 H03M1/66
Method for processing a measured-value signal determined in an analog manner, a resolver system for implementing the method and a method for determining an output current of a converter
Abstract:
In method for processing a measured-value signal determined in an analog manner and a resolver system for implementing the method, the measured-value signal being supplied to a delta-sigma modulator, which makes a bit stream, particularly a one-bit data stream, available on the output side, in particular, whose moving average corresponds to the measured-value signal, the bit stream being supplied to a first digital filter, which converts the bit stream into a stream of digital intermediate words, that is a multibit data stream, the first digital filter having three serially arranged differentiators, the bit stream being clocked at a clock frequency fS, that is, at a clock-pulse period TS=1/fS, and therefore the stream of digital intermediate words being clocked, and thus updated, at a clock-pulse frequency fD, that is, at a clock-pulse period TD=1/fD, the output signal of the first digital filter being supplied to a second digital filter, the second digital filter having as its output data-word stream the difference between a first and a second result data-word stream, the first and second result data-word stream being determined around a first and second time interval from the intermediate data-word stream, the first and second time interval being situated at a distance in time T1, the first result data-word stream being determined as a time-discrete second derivation with time scale TD and the second result data-word stream being determined as a time-discrete second derivation with time scale TD.
Information query
Patent Agency Ranking
0/0