Invention Grant
US09336144B2 Three-dimensional processing system having multiple caches that can be partitioned, conjoined, and managed according to more than one set of rules and/or configurations 有权
具有多个高速缓存的三维处理系统可以根据多于一组的规则和/或配置进行分区,联合和管理

Three-dimensional processing system having multiple caches that can be partitioned, conjoined, and managed according to more than one set of rules and/or configurations
Abstract:
Three-dimensional processing systems are provided which have multiple layers of conjoined chips, wherein one or more chip layers include processor cores that share cache hierarchies over multiple chip layers. The caches can be partitioned, conjoined, and managed according to various sets of rules and configurations.
Information query
Patent Agency Ranking
0/0