Invention Grant
- Patent Title: Vertical semiconductor device including element active portion and voltage withstanding structure portion, and method of manufacturing the vertical semiconductor device
- Patent Title (中): 包括元件有源部分和耐电压结构部分的垂直半导体器件以及垂直半导体器件的制造方法
-
Application No.: US14637687Application Date: 2015-03-04
-
Publication No.: US09362393B2Publication Date: 2016-06-07
- Inventor: Toshiaki Sakata , Yasushi Niimura
- Applicant: FUJI ELECTRIC CO., LTD.
- Applicant Address: JP Kawasaki-Shi
- Assignee: FUJI ELECTRIC CO., LTD.
- Current Assignee: FUJI ELECTRIC CO., LTD.
- Current Assignee Address: JP Kawasaki-Shi
- Agency: Rossi, Kimms & McDowell LLP
- Priority: JP2014-085388 20140417; JP2014-137005 20140702
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L29/10 ; H01L29/08 ; H01L29/66 ; H01L29/423 ; H01L29/06

Abstract:
Aspects of the invention are directed to a vertical semiconductor device including an element active portion and a voltage withstanding structure portion that has a first main electrode and a gate pad electrode on a first main surface of the element active portion, includes first parallel pn layers in a drift layer below the first main electrode, and includes second parallel pn layers below the gate pad electrode. The vertical semiconductor device includes a first conductivity type isolation region between the second parallel pn layers below the gate pad electrode and a p-type well region disposed in a surface layer of the drift layer, and by the repetition pitch of the second parallel pn layers being shorter than the repetition pitch of the first parallel pn layers, it is possible to obtain low on-state resistance, high avalanche withstand, high turn-off withstand, and high reverse recovery withstand.
Public/Granted literature
- US20150303294A1 VERTICAL SEMICONDUCTOR DEVICE, AND METHOD OF MANUFACTURING THE VERTICAL SEMICONDUCTOR DEVICE Public/Granted day:2015-10-22
Information query
IPC分类: