Invention Grant
US09368579B2 Selective area growth of germanium and silicon-germanium in silicon waveguides for on-chip optical interconnect applications 有权
用于芯片光互连应用的硅波导中的锗和硅锗的选择性区域增长

Selective area growth of germanium and silicon-germanium in silicon waveguides for on-chip optical interconnect applications
Abstract:
A robust fabrication process for selective area growth of semiconductors in growth windows is provided. Sidewall growth is eliminated by the presence of a spacer layer which covers the sidewalls. Undesirable exposure of the top corners of the growth windows is prevented by undercutting the growth window prior to deposition of the dielectric spacer layer. The effectiveness of this process has been demonstrated by selective-area growth of Ge and Ge/SiGe quantum wells on a silicon substrate. Integration of active optoelectronic devices with waveguide layers via end-coupling through the dielectric spacer layer can be reliably accomplished in this manner.
Information query
Patent Agency Ranking
0/0