Invention Grant
US09368624B2 Method for fabricating a transistor with reduced junction leakage current 有权
具有减小的结漏电流的晶体管的制造方法

Method for fabricating a transistor with reduced junction leakage current
Abstract:
A transistor and method of fabrication thereof includes a screening layer formed at least in part in the semiconductor substrate beneath a channel layer and a gate stack, the gate stack including spacer structures on either side of the gate stack. The transistor includes a shallow lightly doped drain region in the channel layer and a deeply lightly doped drain region at the depth relative to the bottom of the screening layer for reducing junction leakage current. A compensation layer may also be included to prevent loss of back gate control.
Public/Granted literature
Information query
Patent Agency Ranking
0/0