Invention Grant
- Patent Title: Interposer and electronic component package
- Patent Title (中): 内插器和电子元件封装
-
Application No.: US14202140Application Date: 2014-03-10
-
Publication No.: US09374889B2Publication Date: 2016-06-21
- Inventor: Kei Murayama , Mitsuhiro Aizawa , Koji Hara
- Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.
- Applicant Address: JP Nagano
- Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.
- Current Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.
- Current Assignee Address: JP Nagano
- Agency: IPUSA, PLLC
- Priority: JP2013-067463 20130327
- Main IPC: H05K1/14
- IPC: H05K1/14 ; H05K1/02 ; H05K3/46 ; H01L23/00 ; H05K1/03 ; H05K3/40

Abstract:
An interposer includes a wiring member including a first inorganic substrate, a reinforcement member including a second inorganic substrate, and an adhesive part interposed between the wiring member and the reinforcement member. Each of the first and second inorganic substrates includes first and second surfaces. Multiple inorganic insulating layers formed on the first surface of each of the first and second inorganic substrates have the same layer configuration and are arranged symmetrically in a vertical direction with the adhesive part centered therebetween. An inorganic insulating layer and an organic insulating layer formed on the second surface of each of the first and second inorganic substrates have the same layer configuration and are arranged symmetrically in the vertical direction with the adhesive part. An organic insulating layer formed on the second surface of each of the first and second inorganic substrates is an outermost insulating layer.
Public/Granted literature
- US20140293564A1 INTERPOSER AND ELECTRONIC COMPONENT PACKAGE Public/Granted day:2014-10-02
Information query