Invention Grant
US09383802B1 Integrated circuit with state and data retention 有权
具有状态和数据保持的集成电路

Integrated circuit with state and data retention
Abstract:
A method of operating an integrated circuit that includes a plurality of registers may include receiving a sleep mode request for the integrated circuit. The sleep mode request may be a control signal received with control circuitry on the integrated circuit. The plurality of registers may be configured to operate as a scan chain when the sleep mode request is received. Integrated circuit state information that are stored in the plurality of registers may be retrieved by operating the scan chain and stored in a memory module. The integrated circuit may be placed in a sleep mode. Placing the integrated circuit in the sleep mode may reduce power consumption of the integrated circuit.
Information query
Patent Agency Ranking
0/0