Invention Grant
- Patent Title: Interconnect structure and method of forming the same
- Patent Title (中): 互连结构及其形成方法
-
Application No.: US13796499Application Date: 2013-03-12
-
Publication No.: US09401329B2Publication Date: 2016-07-26
- Inventor: Jeng-Shiou Chen , Chih-Yuan Ting , Jyu-Horng Shieh , Minghsing Tsai
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Slater Matsil, LLP
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L23/52 ; H01L29/40 ; H01L23/532 ; H01L21/768 ; H01L23/522

Abstract:
An interconnect structure and a method of forming an interconnect structure are disclosed. The interconnect structure includes a lower etch stop layer (ESL); an upper low-k (LK) dielectric layer over the lower ESL; a first conductive feature in the upper LK dielectric layer, wherein the first conductive feature has a first metal line and a dummy via contiguous with the first metal line, the dummy via extending through the lower ESL; a first gap along an interface of the first conductive feature and the upper LK dielectric layer; and an upper ESL over the upper LK dielectric layer, the first conductive feature, and the first gap.
Public/Granted literature
- US20140264903A1 INTERCONNECT STRUCTURE AND METHOD OF FORMING THE SAME Public/Granted day:2014-09-18
Information query
IPC分类: