Invention Grant
US09401416B2 Method for reducing gate height variation due to overlapping masks 有权
减少由于重叠掩模引起的门高度变化的方法

Method for reducing gate height variation due to overlapping masks
Abstract:
A method includes forming at least one fin in a semiconductor substrate. A placeholder gate structure is formed above the fin. The placeholder gate structure includes a placeholder material and a cap structure defined on a top surface of the placeholder material. The cap structure includes a first cap layer disposed above the placeholder material and a second cap layer disposed above the first cap layer. An oxidization process is performed on at least a portion of the second cap layer to form an oxidized region above a remaining portion of the second cap layer. A portion of the oxidized region is removed to expose the remaining portion. The remaining portion of the second cap layer is removed. The first cap layer is removed to expose the placeholder material. The placeholder material is replaced with a conductive material.
Public/Granted literature
Information query
Patent Agency Ranking
0/0