Invention Grant
- Patent Title: Method of producing a III-V fin structure
- Patent Title (中): 制造III-V鳍结构的方法
-
Application No.: US14719995Application Date: 2015-05-22
-
Publication No.: US09431519B2Publication Date: 2016-08-30
- Inventor: Hideki Minari , Shinichi Yoshida , Geoffrey Pourtois , Matty Caymax , Eddy Simoen
- Applicant: IMEC VZW , Sony Corporation
- Applicant Address: BE Leuven JP Tokyo
- Assignee: IMEC VZW,Sony Corporation
- Current Assignee: IMEC VZW,Sony Corporation
- Current Assignee Address: BE Leuven JP Tokyo
- Agency: McDonnell Boehnen Hulbert & Berghoff LLP
- Priority: EP14169499 20140522
- Main IPC: H01L27/088
- IPC: H01L27/088 ; H01L21/336 ; H01L29/66 ; H01L29/20 ; H01L29/06 ; H01L21/02 ; H01L21/285 ; H01L21/762 ; H01L21/3205 ; H01L21/3213 ; H01L29/78

Abstract:
A method of producing a III-V fin structure within a gap separating shallow trench isolation (STI) structures and exposing a semiconductor substrate is disclosed, the method comprising providing a semiconductor substrate, providing in the semiconductor substrate at least two identical STI structures separated by a gap exposing the semiconductor substrate, wherein said gap is bounded by said at least two identical STI structures, and, producing a III-V fin structure within said gap on the exposed semiconductor substrate, and providing a diffusion barrier at least in contact with each side wall of said at least two identical STI structures and with side walls of said III-V fin structure and wherein said semiconductor substrate is a Si substrate.
Public/Granted literature
- US20150340503A1 Method of Producing a III-V Fin Structure Public/Granted day:2015-11-26
Information query
IPC分类: