Invention Grant
US09436264B2 Saving power when in or transitioning to a static mode of a processor 有权
在处理器的静态模式进入或转换时节省电量

Saving power when in or transitioning to a static mode of a processor
Abstract:
A method for reducing power utilized by a processor including the steps of determining that a processor is transitioning from a computing mode to a mode is which system clock to the processor is disabled, and reducing core voltage to the processor to a value sufficient to maintain state during the mode in which system clock is disabled.
Information query
Patent Agency Ranking
0/0