Invention Grant
US09437262B2 Memory controller and associated signal generating method 有权
存储控制器和相关信号生成方法

Memory controller and associated signal generating method
Abstract:
A memory controller and an associated signal generating method are provided. A generating sequence of commands is properly arranged to enlarge latching intervals of an address signal and a bank signal for stable access of a DDR memory module.
Public/Granted literature
Information query
Patent Agency Ranking
0/0