Invention Grant
- Patent Title: Method for manufacturing layered circuit board, layered circuit board, and electronic device
- Patent Title (中): 分层电路板,分层电路板和电子设备的制造方法
-
Application No.: US13677537Application Date: 2012-11-15
-
Publication No.: US09445511B2Publication Date: 2016-09-13
- Inventor: Takashi Kanda
- Applicant: FUJITSU LIMITED
- Applicant Address: JP Kawasaki
- Assignee: FUJITSU LIMITED
- Current Assignee: FUJITSU LIMITED
- Current Assignee Address: JP Kawasaki
- Agency: Squire Patton Boggs (US) LLP
- Priority: JP2011-253326 20111118
- Main IPC: H05K1/00
- IPC: H05K1/00 ; H05K3/46 ; H05K1/11 ; H05K3/40

Abstract:
There is provided a manufacturing method of a layered circuit board in which a first board and a second board are layered. The method includes arranging an adhesive resin sheet on the first board so that one face faces the first board, the adhesive resin sheet including a plurality of variant via holes, an opening area on the one face of each of the plurality of variant via holes being larger than an opening area on the other face, filling the variant via holes with conductive paste, arranging the second board on the other face of the adhesive resin sheet after the filling with the conductive paste, and performing heat press treatment to apply pressure to the adhesive resin sheet in a layering direction of the first board and the second board under heat.
Public/Granted literature
- US20130126221A1 METHOD FOR MANUFACTURING LAYERED CIRCUIT BOARD, LAYERED CIRCUIT BOARD, AND ELECTRONIC DEVICE Public/Granted day:2013-05-23
Information query